Hi Pete,
Seems there is problem on Circuit Design section.
The Circuit Design in each of the test builds(French, Japanese, Ukrainian
and Chinese) are untranslated. But they it's translated in transifex.
The PO file in transifex contains more strings than the published one. I
guess there are strings from Fedora 18 which prevents the Fedora 19 new
strings been published.